Abstract-Beam diagnostics is important to guarantee good quality of beam in a particle accelerator. Both the electron and positron run in the tunnel in some modern electron-positron colliders such as circular electron-positron collider (CEPC) to be built and Beijing Electron-Positron Collider II (BEPC II). To measure the electron and positron beams, picking-up these two different bunches in real time is a notable concern. As the time interval between adjacent electron and positron bunches is quite small, for example, 6 ns in CEPC, high-speed switch electronics is required. This paper presents the prototype design of a high-speed radio frequency ( 
I. INTRODUCTION

B
EAM diagnostics is important to guarantee good beam quality, for instance, beam phase, position measurement [1] - [5] , or bunch-by-bunch feedback system [6] - [9] . In some modern colliders, electron-positron beams circulate in the same ring and are detected [10] - [14] , with the detector output signals recorded as electron-positron bunches. Therefore, a picking-up electronics is needed for the data acquisition system, considering the electron and positron signals are processed and analyzed, separately [15] - [17] .
High-speed radio frequency (RF) switch electronics were designed to receive four channels of signal from the beam position monitor (BPM) electrodes and one channel of lowvoltage positive/pseudo emitter-coupled logic (LVPECL) trigger pulse signal. Each BPM signal is detected as a nanosecond pulse, which is divided into two bipolar output signals, which corresponds to a positron beam bunch and an electron beam bunch, as shown in Fig. 1 . The best moment of segmentation is marked by the rising edge of the trigger pulse signal. Finally, the output should be four channels of positron sensing signals, four channels of electron sensing signals, and a channel of sensing strobe signal.
The pulsewidth is of 1 ns, and the interval time between the electron-positron bunches is also in the nanosecond scale, for example, 6 ns in the circular electron-positron collider (CEPC) [18] or even less for some colliders. This is a challenge for our design. Moreover, low insertion loss and high isolation are required for the convenience of the subsequent BPM signal processing. Low insertion loss guarantees the dynamic range of the subsequent measurement circuits, while high isolation is essential to reduce the output signal distortion. For instance, in CEPC, the insertion loss should be no worse than −2 to−3 dB, and the isolation should be better than −35 dB.
II. HARDWARE DESIGN
A. RF Switch Chips
To divide the BPM signal into two bipolar signals, the basic idea is to employ high-speed RF switch chips. Three RF switch chips were used in our research and compared: HMC427LP3, HMC347C8, and HMC347ALP3 [19] - [21] . The parameters are shown in Table I .
To estimate the circuit performance, we downloaded the S-parameter model files of the three switch chips and then conducted a series of simulations using the Advanced Design 0018-9499 © 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. System software. The test benches used in the simulation for these three switch chips are shown in Fig. 3(a) -(c), respectively. As shown in Fig. 3 , "RFC" corresponds to the input beam signal, and "RF1" and "RF2" refer to the two output signals after picking up. We added the corresponding three terminators to obtain the parameter simulation results that we need. As in Fig. 3(c) , the switch chip has two output ports, one is selected as the output, and the other is properly terminated.
The simulation results are shown in Figs. 4 and 5. As shown in Fig. 4 , the three RF switch chips have an insertion loss better than −2 dB and isolation better than −35 dB, whereas the signal frequency is below 6 GHz. The simulation results indicate that all the RF switch chips satisfy the requirements; HMC347ALP3 chip has a better and more reliable performance. To evaluate the actual performance when these switches are employed, three verification electronics with a similar structure but different chips were designed and tested to evaluate the function and performance of RF switch chips. Based on the abovementioned comparative analysis, it is possible to achieve optimum performances. The hardware design is shown in Fig. 6 .
B. Hardware Structure
In the design of RF switch electronics, several difficulties were considered. First, both the trigger pulse and BPM signal are narrow. To guarantee a proper switching moment, it is necessary to apply a finely adjustable delay line circuit. Second, the switch circuit requires high speed and low jitter. The input trigger pulse is a differential LVPECL signal, while the controlling signals for RF switch chips are required to be two single-ended TTL signals. To achieve the conversion of the trigger signal, the input LVPECL pulse is first divided into two channels through a fan-out circuit and then converted to 
C. Fanning-Out and Stretching Part
The fan-out chip is MC10EP11, a differential 1:2 fan-out buffer with a typical bandwidth of more than 3 GHz and a typical rms clock jitter of 0.2 ps, satisfying the design requirement. TABLE II  TRUTH TABLE OF THE RF SWITCHES   According to the truth table of RF switch chip (shown  in Table II ), the best switching time is marked by the rising edge of the trigger pulse. To be more specific, the switch circuit works normally when the trigger pulse is at a stable level. Therefore, the controlling signals should be wide enough to cover the second half of the bunch. Because the trigger pulse is too narrow compared with the switching time, a stretching circuit was designed to guarantee a proper segmentation of the BPM signal.
The stretching circuit is designed based on a D flip-flop and a counter, as shown in Fig. 8 . MC10/100EP51 is applied as the D flip-flop with a typical rms cycle-to-cycle jitter of 0.2 ps and asynchronous reset.
The counter used is MC100EP016A, which is a highspeed pre-settable, cascade-able, 8-bit binary counter having an asynchronous reset. It has the maximum counting frequency of 1.5 GHz and a typical rms clock random jitter of 2.6 ps.
A 100-MHz crystal oscillator is connected to the counter to provide the clock signal. In order to output 100-MHz LVPECL signals, SiT9121 is chosen which has frequency stability of ±10 ppm. and is connected to the RST pin of the D flip-flop. Due to this reason, the pulsewidth of Q_DFF output turns out to be 320 ns. As a result, the trigger pulse is stretched into a square wave having a width of 320 ns. In order to keep the circuit responding normally to input, the Q6 pin is connected to the count enable control input pin \CE.
D. Delay Line and Level Translator Part
When the electron-positron beam bunches are being picked up, it should be guaranteed that the controlling signals and the center of the BPM signal arrive at the RF switch chip at the same time. Therefore, a delay line circuit is employed to adjust the switching moment of the RF switch chip. Furthermore, considering the truth table of the RF switch chip, which requires differential TTL input to suppress the electromagnetic interference, the delay time of controlling signals must be adjustable to guarantee that the controlling signals are synchronized precisely. It should be noticed that even a minor misalignment will result in reduced performance of the switch electronics.
In this paper, the delay line is chosen to be SY89295U, which is a programmable delay line through a digital control signal. The delay line has the maximum operating frequency of 1.5 GHz and the delay time integral nonlinearity (INL) of ±10 ps.
All RF switch chips work at TTL level. However, the trigger pulse is at the level of LVPECL for high speed and low jitter. In order to solve this discrepancy, a level conversion part is added to guarantee that it works precisely. 
III. TEST RESULTS
A. Testing System Setup
Initial testing has been conducted to evaluate the functionality and performance of the switch electronics.
The testing system consists of an oscilloscope, a signal source, a dc power supply, and an RF step attenuator. Fig. 10 shows the system under test. Both the BPM signal and the trigger pulse are generated by programming the 81180A signal generator.
A series of tests was carried out to evaluate the functionality of electronics. Fig. 11 shows the waveform of the input and output signals of the switching electronics, with an interval of 6 ns between the two bipolar pulses at the input port [as in Fig. 11(a) ]. As shown in Fig. 11 , the BPM signal is successfully divided into two bipolar signals. In order to explore its functionality at a higher speed, tests were conducted with an input pulse interval of 3.6 ns. The results in Fig. 12 indicate that the electronics can also function well.
B. Performance Test Results
1) Functionality Test:
After the waveform test, we conducted further tests to evaluate the electronics performance.
2) Insertion Loss Test: Insertion loss describes the loss of signal power, which originates from the electronics. Given the input and output signals, the loss of signal power resulting from the switch electronics is calculated by using the following equation:
where V in and V out refer to the amplitude of the input and output pulse of the switching electronics. Fig. 13 indicates that these three switch chips exhibit different performance. Among them, HMC347ALP3 performs the best, with an insertion loss of better than −2 dB when the pulse interval is set to be 6 ns.
We also change the pulse interval to 3.6 ns, and the results are shown in Fig. 14. HMC347ALP3 also exhibits the best preface, and its insertion loss is still better than −3 dB.
3) Isolation Test: Isolation is a criterion describing how well the input and output ports are disconnected when the RF switch is not switching. When the network analyzer is put into use, the isolation of the switch can be conveniently measured. Fig. 15 shows the isolation test results with the three switching chips. The isolation performances with a frequency range up to 6 GHz and amplitude from −20 to 10 dBm are better than −30, −40, and −50 dB with HMC347C8, HMC427LP3, and HMC347ALP3. When choosing the latter two chips, the expected isolation of −35 dB can be achieved.
4) Delay Line Performance Test:
In order to synchronize the differential signal pair, the RF switch circuit employs a delay line to precisely adjust the switching moment. When the TTL controlling signals are not precisely aligned, both the electron bunch and the positron bunch will be distorted. In order to explore this phenomenon, a series of tests were conducted.
The delay line circuit adopts dial switch to adjust the delay time. Calibration of the delay line circuit has been conducted, and the corresponding results are shown in Fig. 16 .
As mentioned earlier, the waveform is closely related to the skew between the two TTL controlling signals. In this paper, the amplitude ratio of the two output signals (Vn/Vp, Vn, and Vp refer to the amplitudes of the two pulses after picking up through the switching electronics) is used to describe the distortion of waveform (the ideal value of Vn/Vp = 1). We fixed the delay time of one of the TTL controlling signals. Then, by adjusting the delay time of the other controlling signal, the relationship between the Vn/Vp ratio and the skew between the controlling signals is tested. The delay time is calibrated with a step size of 10 ps for high precision, as shown in Fig. 16 .
As shown in Fig. 17 , the waveform is least distorted when the Vn/Vp ratio is closest to 1:1. If the skew deviates from the ideal value, Vn/Vp will change which means the waveform will be distorted to a certain degree. In order to obtain the optimal skew, a series of fine tuning attempts are made. The results are shown in Fig. 18 , which indicate that an optimum skew locates between 1881 and 1891 ps for switch circuit using HMC427LP3.
We also conducted tests on the switching electronics using the other two switching chips. As shown in Fig. 19 , we can also obtain the optimum skew value for these two chips. For example, for HMC347ALP3, this optimum value is from 1215 to 1221 ps.
In the actual application for picking up of the beam bunches, however, not only the two TTL controlling signals are precisely aligned, but the switching moment marked by the aligned TTL signals should be finely adjusted as well. We define the skew between the two TTL controlling signals as relative delay and the averaged delay values of these two signals as the common delay. Both the relative delay and the common delay should be precisely set to achieve the least distortion. To explore the impact on Vn/Vp of both the factors, a series of tests have been conducted on the switch circuit using HMC347ALP3. The results are shown in Figs. 20 and 21 .
The results suggest that when the relative and common delay is set to be between 1206 and 1223 ps, and between 1711 and 1722 ps, least distortion can be guaranteed. Through the adjustment of 10 ps step size, an error of 1% is achieved.
IV. CONCLUSION
High-speed RF switch electronics is designed for picking-up of electron-positron bunches. Initial test results have indicated that the circuit achieves a switching time of fewer than 6 ns, an insertion loss of better than −2 dB, and isolation of −50 dB, which provide important foundations for further research in this field. Moreover, the switching moment can be precisely set by adjusting the delay time. By tuning the delay of the controlling signals with a step size of 10 ps, an optimum delay value can be decided to minimize the signal distortion.
